Product Summary

The BS62LV1027STIP55 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 8 bits and operates from a wide range of 2.4V to 5.5V supply voltage. The BS62LV1027STIP55 has an automatic power down feature, reducing the power consumption significantly when chip is deselected. The BS62LV1027STIP55 is available in DICE form, JEDEC standard 32 pin 450mil Plastic SOP, 300mil Plastic SOJ, 600mil Plastic DIP, 8mm x13.4mm STSOP and 8mmx20mm TSOP.

Parametrics

BS62LV1027STIP55 absolute maximum ratings: (1)Terminal Voltage with Respect to GND: -0.5 to Vcc+0.5V; (2)Temperature Under Bias:-40 to +85℃; (3)Storage Temperature:-60 to +150℃; (4)Power Dissipation:1.0 W; (5)DC Output Current:20 mA.

Features

BS62LV1027STIP55 features: (1)Easy expansion with CE2, CE1, and OE options; (2)Three state outputs and TTL compatible; (3)Fully static operation; (4)Data retention supply voltage as low as 1.5V; (5)Automatic power down when chip is deselected; (6)Wide Vcc operation voltage: 2.4V to 5.5V.

Diagrams

BS62LV1027STIP55 block diagram

BS62LV1023DC
BS62LV1023DC

Other


Data Sheet

Negotiable 
BS62LV1023DI
BS62LV1023DI

Other


Data Sheet

Negotiable 
BS62LV1023JC
BS62LV1023JC

Other


Data Sheet

Negotiable 
BS62LV1023JI
BS62LV1023JI

Other


Data Sheet

Negotiable 
BS62LV1023PC
BS62LV1023PC

Other


Data Sheet

Negotiable 
BS62LV1023PI
BS62LV1023PI

Other


Data Sheet

Negotiable